JPEG XS compression IP cores for HD, 4K, 5K, 8K, 10K
At the speed of light!
intoPIX has developed various optimized TicoXS architectures running a different pixel per clock to target a wide range of resolutions and a wide range of FPGA devices & ASIC technology nodes.
TicoXS is a revolutionary compression technology, standardized as JPEG XS, extremely tiny in FPGA & ASIC. It fits into the smallest AMD (Xilinx) or Intel (Altera) devices, it is robust for real-time operation with no latency. It offers a very low gate count & SRAM consumption in ASICs.
IP cores Features
Image/Video Features |
|
TicoXS Compression (Latency, Quality, Rate Control) |
|
FPGA/ASIC Implementation |
|
* via 4:2:2 plus alpha channel
**Depending on type of content and resolutions.
Additional Add-On IP-cores & Sub-system IP-cores :
- Sub-System IP-cores :SMPTE 2110-22 IP compressed video bridge (TX/RX) with optional AES encryption , combining intoPIX TicoXS cores, RTP cores & AES128 encryption cores.
- Add-On IP-cores : IPX-MPEG2-TS-XS, IPX-AES , IPX-RTP-XS, IPX-SDI
NEW configurations for FPGA & ASIC
Based on all the features we are supporting, it is possible to provide custom versions to address your specific needs.
Contact us for your own configuration.
See hereunder a list of typical configurations:
IP-CORES EXAMPLES -ENC / -DEC | Max* res | Max* fps | Color sampling | Bit depth*** | Minimum frequency (internal core clock)**** |
---|---|---|---|---|---|
IPX-TICO-XS-HD-60-422 | 1920x1080 | 60 | 4:2:2 / 4:0:0 | 8, 10, 12 | 45 MHz |
IPX-TICO-XS-HD-60-444 | 1920x1080 | 60 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 60 MHz |
IPX-TICO-XS-HD-240-444 NEW! | 1920x1080 | 240 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 240 MHz |
IPX-TICO-XS-HD-480-444 NEW! | 1920x1080 | 480 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 240 MHz |
IPX-TICO-XS-HD-1920-422 NEW! | 1920x1080 | 1920 | 4:2:2 / 4:0:0 | 8, 10, 12 | 300 MHz |
IPX-TICO-XS-4K-30-444 | 4096x2160 | 30 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 120 Mhz |
IPX-TICO-XS-4K-60-422 | 4096x2160 | 60 | 4:2:2 / 4:0:0 | 8, 10, 12 | 150 MHz |
IPX-TICO-XS-4K-60-444 | 4096x2160 | 60 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 240 MHz |
IPX-TICO-XS-4K-120-422 | 4096x2160 | 120 | 4:2:2 / 4:0:0 | 8, 10, 12 | 300 MHz |
IPX-TICO-XS-4K-120-444 | 4096x2160 | 120 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 240 MHz |
IPX-TICO-XS-4K-480-422 NEW! | 4096x2160 | 480 | 4:2:2 / 4:0:0 | 8, 10, 12 | 300 MHz |
IPX-TICO-XS-8K-60-422 NEW! | 7680x4320 | 60 | 4:2:2 / 4:0:0 | 8, 10, 12 | 150 MHz |
IPX-TICO-XS-8K-60-444 NEW! | 7680x4320** | 60 | 4:4:4 / 4:2:2 / 4:0:0 | 8, 10, 12 | 240 MHz |
IPX-TICO-XS-8K-120-422 NEW! | 7680x4320 | 120 | 4:2:2 / 4:0:0 | 8,10, 12 | 300 MHz |
* "Max" means it supports any standard video resolutions and frame rates below.
**8192x4320, 10240x4320,... on request*** 14- & 16-bit capable cores also available
**** various pixels per clock architectures available
What our users say
ITS
Paul Hightower, CEO
Appear TV
"With the quality of uncompressed video, a sub 1ms latency video codec. There is no longer delays in contribution links for live production”
Carl Walter Holst, CEO
Media Links
"Technology is poised to unleash a new level of low-latency connectivity that will transform the way we make live remote production today"
Mark Podesla, Senior Manager
Macnica
"With TICO-XS, we’re delivering performances with very low power draw, which makes the cost savings at scale even higher
Andrew Starks, Director of Product Management
Village Island
“ Amazingly, the XS doesn’t take more FPGA resource than the TICO RDD35, so we can move forward consolidating on our achievements with VICO so far. As a strong believer in the XS, we happily decided to make the move”
said Michael Van Dorpe, CEO
Riedel
Renaud Lavoie, Managing Director
Nevion
Johnny Dolvik, Chief Product and Development Officer
Fujikura
"Low-latency wireless video transmission is key to delivering innovative solutions to all industries. Fujikura’s 60 GHz band communication module enables low-cost deployment of fiber-class high-speed and low-latency networks. The combination with intoPIX’s advanced TicoXS IP cores makes such a solution reality”
Kenji Nishide, General Manager of Electronic Technologies R&D Center
Resources
Related Products
RTP (de-)packetizer ( for SMPTE 2110-22 ) IP cores